summaryrefslogtreecommitdiff
path: root/arch/riscv
AgeCommit message (Expand)AuthorFilesLines
2025-05-15riscv: dts: starfive: jh7110-common: add CPU BUS PERH QSPI clocks to syscrgE Shattow1-2/+10
2025-05-15riscv: dts: starfive: jh7110-common: use macros for MMC0 pinsIcenowy Zheng1-10/+11
2025-05-15riscv: dts: starfive: fml13v01: enable USB 3.0 portSandie Cao1-0/+19
2025-05-14Merge tag 'soc-fixes-6.15-2' of git://git.kernel.org/pub/scm/linux/kernel/git...Linus Torvalds1-1/+1
2025-05-14riscv: dts: renesas: Add specific RZ/Five cache compatibleConor Dooley1-1/+2
2025-05-14riscv: dts: spacemit: add gpio LED for system heartbeatYixun Lan1-0/+11
2025-05-14riscv: dts: spacemit: add gpio support for K1 SoCYixun Lan2-0/+21
2025-05-14riscv: dts: spacemit: Acquire clocks for UARTYixun Lan1-9/+27
2025-05-14riscv: dts: spacemit: Acquire clocks for pinctrlYixun Lan1-0/+3
2025-05-14riscv: dts: spacemit: Add clock tree for SpacemiT K1Haylen Chu1-0/+75
2025-05-12crypto: lib/chacha - add array bounds to function prototypesEric Biggers1-1/+2
2025-05-12crypto: lib/chacha - strongly type the ChaCha stateEric Biggers2-9/+9
2025-05-11riscv: mm: call PUD/P4D ctor in special kernel pgtable allocKevin Brodsky1-8/+8
2025-05-11riscv: mm: clarify ctor mm argument in alloc_{pte,pmd}_lateKevin Brodsky1-0/+6
2025-05-11mm: pass mm down to pagetable_{pte,pmd}_ctorKevin Brodsky1-2/+2
2025-05-11mm/ptdump: split note_page() into level specific callbacksAnshuman Khandual1-2/+44
2025-05-11syscall.h: introduce syscall_set_nr()Dmitry V. Levin1-0/+7
2025-05-11syscall.h: add syscall_set_arguments()Dmitry V. Levin1-0/+12
2025-05-11arch: remove mk_pmd()Matthew Wilcox (Oracle)1-2/+0
2025-05-11mm: introduce a common definition of mk_pte()Matthew Wilcox (Oracle)1-2/+0
2025-05-11Merge tag 'for-linus' of git://git.kernel.org/pub/scm/virt/kvm/kvmLinus Torvalds1-0/+2
2025-05-09bpf, riscv64: Skip redundant zext instruction after load-acquirePeilin Ye2-7/+19
2025-05-09bpf, riscv64: Support load-acquire and store-release instructionsAndrea Parri2-5/+85
2025-05-09bpf, riscv64: Introduce emit_load_*() and emit_store_*()Andrea Parri1-99/+143
2025-05-09Merge tag 'riscv-sophgo-dt-fixes-for-v6.15-rc1' of https://github.com/sophgo/...Arnd Bergmann1-1/+1
2025-05-08Merge patch series "riscv: Add vendor extensions support for SiFive"Palmer Dabbelt11-1/+117
2025-05-08riscv: hwprobe: Add SiFive xsfvfwmaccqqq vendor extensionCyan Yang2-0/+2
2025-05-08riscv: Add SiFive xsfvfwmaccqqq vendor extensionCyan Yang2-0/+2
2025-05-08riscv: hwprobe: Add SiFive xsfvfnrclipxfqf vendor extensionCyan Yang2-0/+2
2025-05-08riscv: Add SiFive xsfvfnrclipxfqf vendor extensionCyan Yang2-0/+2
2025-05-08riscv: hwprobe: Add SiFive vendor extension support and probe for xsfqmaccdod...Cyan Yang6-0/+50
2025-05-08riscv: hwprobe: Document SiFive xsfvqmaccdod and xsfvqmaccqoq vendor extensionsCyan Yang2-1/+2
2025-05-08riscv: Add SiFive xsfvqmaccdod and xsfvqmaccqoq vendor extensionsCyan Yang5-0/+57
2025-05-08riscv: vDSO: Remove --hash-style=bothXi Ruoyao1-1/+1
2025-05-08Merge patch series "riscv: uaccess: optimisations"Palmer Dabbelt4-53/+179
2025-05-08riscv: uaccess: use 'asm_goto_output' for get_user()Jisheng Zhang1-27/+68
2025-05-08riscv: uaccess: use 'asm goto' for put_user()Jisheng Zhang1-38/+33
2025-05-08riscv: uaccess: use input constraints for ptr of __put_user()Jisheng Zhang1-9/+9
2025-05-08riscv: implement user_access_begin() and familiesJisheng Zhang1-0/+76
2025-05-08riscv: save the SR_SUM status over switchesBen Dooks3-0/+14
2025-05-08riscv: Disallow PR_GET_TAGGED_ADDR_CTRL without SupmSamuel Holland1-0/+3
2025-05-08riscv: Fix kernel crash due to PR_SET_TAGGED_ADDR_CTRLNam Cao1-0/+3
2025-05-08riscv: misaligned: use get_user() instead of __get_user()Clément Léger1-1/+1
2025-05-08riscv: misaligned: enable IRQs while handling misaligned accessesClément Léger1-4/+8
2025-05-08riscv: misaligned: factorize trap handlingClément Léger1-30/+36
2025-05-07riscv: dts: thead: Add device tree VO clock controllerMichal Wilczynski1-0/+7
2025-05-05riscv: misaligned: Add handling for ZCB instructionsNylon Chen1-0/+17
2025-05-05crypto: riscv/sha256 - Add simd block functionHerbert Xu2-4/+10
2025-05-05crypto: arch/sha256 - Export block functions as GPL onlyHerbert Xu1-2/+2
2025-05-05Revert "crypto: run initcalls for generic implementations earlier"Herbert Xu2-2/+2