summaryrefslogtreecommitdiff
path: root/Documentation/devicetree/bindings/riscv/cpus.yaml
AgeCommit message (Expand)AuthorFilesLines
2026-01-20dt-bindings: riscv: add SpacemiT X100 CPU compatibleGuodong Xu1-0/+1
2025-11-21Merge tag 'anlogic-initial-6.19-v2' of https://git.kernel.org/pub/scm/linux/k...Arnd Bergmann1-0/+1
2025-11-12dt-bindings: riscv: Add Nuclei UX900 compatiblesJunhui Liu1-0/+1
2025-10-18dt-bindings: riscv: cpus: Add SiFive X280 compatibleDrew Fustini1-0/+1
2025-09-25dt-bindings: riscv: Add SiFive P550 CPU compatibleDarshan Prajapati1-0/+1
2025-07-22dt-bindings: riscv: cpus: Add AMD MicroBlaze V 64bit compatibleMichal Simek1-0/+1
2025-01-31Merge tag 'riscv-for-linus-6.14-mw1' of git://git.kernel.org/pub/scm/linux/ke...Linus Torvalds1-0/+19
2025-01-18dt-bindings: cpus: add a thead vlen register length propertyCharlie Jenkins1-0/+19
2025-01-17dt-bindings: riscv: Add SpacemiT X60 compatiblesYangyu Chen1-0/+1
2024-07-20Merge tag 'riscv-for-linus-6.11-mw1' of git://git.kernel.org/pub/scm/linux/ke...Linus Torvalds1-20/+1
2024-06-24dt-bindings: riscv: cpus: add ref to interrupt-controllerKanak Shilledar1-20/+1
2024-05-27dt-bindings: riscv: Add T-HEAD C908 compatibleYangyu Chen1-0/+1
2024-03-22Merge tag 'riscv-for-linus-6.9-mw2' of git://git.kernel.org/pub/scm/linux/ker...Linus Torvalds1-1/+5
2024-03-12dt-bindings: riscv: Add Andes interrupt controller compatible stringYu Chien Peter Lin1-1/+5
2024-02-26dt-bindings: riscv: cpus: reg matches hart IDHeinrich Schuchardt1-0/+4
2024-01-11dt-bindings: riscv: Document cbop-block-sizeDaniel Henrique Barboza1-0/+5
2024-01-11dt-bindings: riscv: cpus: Clarify mmu-type interpretationSamuel Holland1-2/+2
2023-12-20dt-bindings: riscv: cpus: Add AMD MicroBlaze V compatibleMichal Simek1-0/+1
2023-11-01Merge tag 'soc-dt-6.7' of git://git.kernel.org/pub/scm/linux/kernel/git/soc/socLinus Torvalds1-0/+1
2023-10-06dt-bindings: riscv: Add T-HEAD C920 compatiblesChen Wang1-0/+1
2023-09-22dt-bindings: riscv: cpus: Add missing additionalProperties on interrupt-contr...Rob Herring1-0/+1
2023-07-05dt-bindings: riscv: deprecate riscv,isaConor Dooley1-23/+20
2023-06-23Merge patch series "dt-bindings: riscv: cpus: switch to unevaluatedProperties...Palmer Dabbelt1-1/+7
2023-06-23Merge patch series "ISA string parser cleanups"Palmer Dabbelt1-2/+2
2023-06-22dt-bindings: riscv: cpus: switch to unevaluatedProperties: falseConor Dooley1-1/+1
2023-06-22dt-bindings: riscv: cpus: add a ref the common cpu schemaConor Dooley1-0/+6
2023-06-21dt-bindings: riscv: explicitly mention assumption of Zicntr & Zihpm supportConor Dooley1-2/+2
2023-06-19dt-bindings: riscv: cpus: drop unneeded quotesKrzysztof Kozlowski1-3/+3
2023-06-06dt-bindings: riscv: drop invalid comment about riscv,isa lower-case reasoningConor Dooley1-1/+1
2023-05-01dt-bindings: riscv: explicitly mention assumption of Zicsr & Zifencei supportConor Dooley1-0/+6
2023-04-28Merge tag 'riscv-for-linus-6.4-mw1' of git://git.kernel.org/pub/scm/linux/ker...Linus Torvalds1-0/+6
2023-04-26dt-bindings: riscv: add sv57 mmu-typeConor Dooley1-0/+1
2023-04-05dt-bindings: riscv: Add SiFive S7 compatibleHal Feng1-0/+1
2023-03-14dt-bindings: riscv: Document cboz-block-sizeAndrew Jones1-0/+5
2023-02-14dt-bindings: riscv: add a capacity-dmips-mhz cpu propertyConor Dooley1-0/+6
2023-01-06Merge patch series "riscv,isa fixups"Palmer Dabbelt1-1/+1
2023-01-06dt-bindings: riscv: fix single letter canonical orderConor Dooley1-1/+1
2023-01-06dt-bindings: riscv: fix underscore requirement for multi-letter extensionsConor Dooley1-1/+1
2022-12-16dt-bindings: drop redundant part of title (manual)Krzysztof Kozlowski1-1/+1
2022-11-22Merge tag 'riscv-dt-for-v6.2-mw0' of https://git.kernel.org/pub/scm/linux/ker...Arnd Bergmann1-0/+2
2022-11-20dt-bindings: riscv: Add T-HEAD C906 and C910 compatiblesSamuel Holland1-0/+2
2022-11-10dt-bindings: riscv: Add Andes AX45MP core to the listLad Prabhakar1-0/+1
2022-11-10dt-bindings: riscv: Sort the CPU core list alphabeticallyLad Prabhakar1-5/+5
2022-10-12dt-bindings: riscv: add new riscv,isa strings for emulatorsConor Dooley1-3/+2
2022-07-28dt-bindings: riscv: document cbom-block-sizeHeiko Stuebner1-0/+5
2022-04-01dt-bindings: Fix phandle-array issues in the idle-states bindingsPalmer Dabbelt1-0/+2
2022-03-10dt-bindings: Add common bindings for ARM and RISC-V idle statesAnup Patel1-0/+6
2021-09-20dt-bindings: riscv: correct e51 and u54-mc CPU bindingsKrzysztof Kozlowski1-2/+6
2021-02-22dt-bindings: update risc-v cpu propertiesDamien Le Moal1-0/+2
2021-01-07dt-bindings: riscv: Update DT binding docs to support SiFive FU740 SoCYash Shah1-0/+6
generated by cgit (git 2.54.0.dirty) at 2026-09-13 18:29:33 +0000