blob: 219facbbda106488d3f00391c9e14cb584fd12ff (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
|
/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */
/*
* Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries.
*/
#ifndef _DT_BINDINGS_CLK_QCOM_DISP_CC_NORD_H
#define _DT_BINDINGS_CLK_QCOM_DISP_CC_NORD_H
/* DISP_CC_0 and DISP_CC_1 clocks */
#define MDSS_DISP_CC_ACMU_CLK 0
#define MDSS_DISP_CC_MDSS_ACCU_SHIFT_CLK 1
#define MDSS_DISP_CC_MDSS_AHB1_CLK 2
#define MDSS_DISP_CC_MDSS_AHB_CLK 3
#define MDSS_DISP_CC_MDSS_AHB_CLK_SRC 4
#define MDSS_DISP_CC_MDSS_BYTE0_CLK 5
#define MDSS_DISP_CC_MDSS_BYTE0_CLK_SRC 6
#define MDSS_DISP_CC_MDSS_BYTE0_DIV_CLK_SRC 7
#define MDSS_DISP_CC_MDSS_BYTE0_INTF_CLK 8
#define MDSS_DISP_CC_MDSS_BYTE1_CLK 9
#define MDSS_DISP_CC_MDSS_BYTE1_CLK_SRC 10
#define MDSS_DISP_CC_MDSS_BYTE1_DIV_CLK_SRC 11
#define MDSS_DISP_CC_MDSS_BYTE1_INTF_CLK 12
#define MDSS_DISP_CC_MDSS_DPTX0_AUX_CLK 13
#define MDSS_DISP_CC_MDSS_DPTX0_AUX_CLK_SRC 14
#define MDSS_DISP_CC_MDSS_DPTX0_CRYPTO_CLK 15
#define MDSS_DISP_CC_MDSS_DPTX0_LINK_CLK 16
#define MDSS_DISP_CC_MDSS_DPTX0_LINK_CLK_SRC 17
#define MDSS_DISP_CC_MDSS_DPTX0_LINK_DIV_CLK_SRC 18
#define MDSS_DISP_CC_MDSS_DPTX0_LINK_INTF_CLK 19
#define MDSS_DISP_CC_MDSS_DPTX0_PIXEL0_CLK 20
#define MDSS_DISP_CC_MDSS_DPTX0_PIXEL0_CLK_SRC 21
#define MDSS_DISP_CC_MDSS_DPTX0_PIXEL1_CLK 22
#define MDSS_DISP_CC_MDSS_DPTX0_PIXEL1_CLK_SRC 23
#define MDSS_DISP_CC_MDSS_DPTX0_PIXEL2_CLK 24
#define MDSS_DISP_CC_MDSS_DPTX0_PIXEL2_CLK_SRC 25
#define MDSS_DISP_CC_MDSS_DPTX0_PIXEL3_CLK 26
#define MDSS_DISP_CC_MDSS_DPTX0_PIXEL3_CLK_SRC 27
#define MDSS_DISP_CC_MDSS_DPTX0_USB_ROUTER_LINK_INTF_CLK 28
#define MDSS_DISP_CC_MDSS_DPTX1_AUX_CLK 29
#define MDSS_DISP_CC_MDSS_DPTX1_AUX_CLK_SRC 30
#define MDSS_DISP_CC_MDSS_DPTX1_CRYPTO_CLK 31
#define MDSS_DISP_CC_MDSS_DPTX1_LINK_CLK 32
#define MDSS_DISP_CC_MDSS_DPTX1_LINK_CLK_SRC 33
#define MDSS_DISP_CC_MDSS_DPTX1_LINK_DIV_CLK_SRC 34
#define MDSS_DISP_CC_MDSS_DPTX1_LINK_INTF_CLK 35
#define MDSS_DISP_CC_MDSS_DPTX1_PIXEL0_CLK 36
#define MDSS_DISP_CC_MDSS_DPTX1_PIXEL0_CLK_SRC 37
#define MDSS_DISP_CC_MDSS_DPTX1_PIXEL1_CLK 38
#define MDSS_DISP_CC_MDSS_DPTX1_PIXEL1_CLK_SRC 39
#define MDSS_DISP_CC_MDSS_DPTX1_PIXEL2_CLK 40
#define MDSS_DISP_CC_MDSS_DPTX1_PIXEL2_CLK_SRC 41
#define MDSS_DISP_CC_MDSS_DPTX1_PIXEL3_CLK 42
#define MDSS_DISP_CC_MDSS_DPTX1_PIXEL3_CLK_SRC 43
#define MDSS_DISP_CC_MDSS_DPTX1_USB_ROUTER_LINK_INTF_CLK 44
#define MDSS_DISP_CC_MDSS_DPTX2_AUX_CLK 45
#define MDSS_DISP_CC_MDSS_DPTX2_AUX_CLK_SRC 46
#define MDSS_DISP_CC_MDSS_DPTX2_CRYPTO_CLK 47
#define MDSS_DISP_CC_MDSS_DPTX2_LINK_CLK 48
#define MDSS_DISP_CC_MDSS_DPTX2_LINK_CLK_SRC 49
#define MDSS_DISP_CC_MDSS_DPTX2_LINK_DIV_CLK_SRC 50
#define MDSS_DISP_CC_MDSS_DPTX2_LINK_INTF_CLK 51
#define MDSS_DISP_CC_MDSS_DPTX2_PIXEL0_CLK 52
#define MDSS_DISP_CC_MDSS_DPTX2_PIXEL0_CLK_SRC 53
#define MDSS_DISP_CC_MDSS_DPTX2_PIXEL1_CLK 54
#define MDSS_DISP_CC_MDSS_DPTX2_PIXEL1_CLK_SRC 55
#define MDSS_DISP_CC_MDSS_DPTX3_AUX_CLK 56
#define MDSS_DISP_CC_MDSS_DPTX3_AUX_CLK_SRC 57
#define MDSS_DISP_CC_MDSS_DPTX3_CRYPTO_CLK 58
#define MDSS_DISP_CC_MDSS_DPTX3_LINK_CLK 59
#define MDSS_DISP_CC_MDSS_DPTX3_LINK_CLK_SRC 60
#define MDSS_DISP_CC_MDSS_DPTX3_LINK_DIV_CLK_SRC 61
#define MDSS_DISP_CC_MDSS_DPTX3_LINK_INTF_CLK 62
#define MDSS_DISP_CC_MDSS_DPTX3_PIXEL0_CLK 63
#define MDSS_DISP_CC_MDSS_DPTX3_PIXEL0_CLK_SRC 64
#define MDSS_DISP_CC_MDSS_ESC0_CLK 65
#define MDSS_DISP_CC_MDSS_ESC0_CLK_SRC 66
#define MDSS_DISP_CC_MDSS_ESC1_CLK 67
#define MDSS_DISP_CC_MDSS_ESC1_CLK_SRC 68
#define MDSS_DISP_CC_MDSS_MDP1_CLK 69
#define MDSS_DISP_CC_MDSS_MDP_CLK 70
#define MDSS_DISP_CC_MDSS_MDP_CLK_SRC 71
#define MDSS_DISP_CC_MDSS_MDP_LUT1_CLK 72
#define MDSS_DISP_CC_MDSS_MDP_LUT_CLK 73
#define MDSS_DISP_CC_MDSS_NON_GDSC_AHB_CLK 74
#define MDSS_DISP_CC_MDSS_PCLK0_CLK 75
#define MDSS_DISP_CC_MDSS_PCLK0_CLK_SRC 76
#define MDSS_DISP_CC_MDSS_PCLK1_CLK 77
#define MDSS_DISP_CC_MDSS_PCLK1_CLK_SRC 78
#define MDSS_DISP_CC_MDSS_PCLK2_CLK 79
#define MDSS_DISP_CC_MDSS_PCLK2_CLK_SRC 80
#define MDSS_DISP_CC_MDSS_RSCC_AHB_CLK 81
#define MDSS_DISP_CC_MDSS_RSCC_VSYNC_CLK 82
#define MDSS_DISP_CC_MDSS_VSYNC1_CLK 83
#define MDSS_DISP_CC_MDSS_VSYNC_CLK 84
#define MDSS_DISP_CC_MDSS_VSYNC_CLK_SRC 85
#define MDSS_DISP_CC_PLL0 86
#define MDSS_DISP_CC_PLL1 87
#define MDSS_DISP_CC_PLL2 88
#define MDSS_DISP_CC_PLL3 89
#define MDSS_DISP_CC_SLEEP_CLK 90
#define MDSS_DISP_CC_SLEEP_CLK_SRC 91
#define MDSS_DISP_CC_SM_DIV_CLK_SRC 92
#define MDSS_DISP_CC_XO_CLK 93
#define MDSS_DISP_CC_XO_CLK_SRC 94
/* DISP_CC_0 and DISP_CC_1 power domains */
#define MDSS_DISP_CC_MDSS_CORE_GDSC 0
#define MDSS_DISP_CC_MDSS_CORE_INT2_GDSC 1
/* DISP_CC_0 and DISP_CC_1 resets */
#define MDSS_DISP_CC_MDSS_CORE_BCR 0
#define MDSS_DISP_CC_MDSS_CORE_INT2_BCR 1
#define MDSS_DISP_CC_MDSS_RSCC_BCR 2
#endif
|
