summaryrefslogtreecommitdiff
path: root/arch/x86/include
AgeCommit message (Expand)AuthorFilesLines
2025-03-19x86/cpuid: Use u32 in instead of uint32_t in <asm/cpuid/api.h>Ingo Molnar1-2/+2
2025-03-19x86/cpuid: Standardize on u32 in <asm/cpuid/api.h>Ingo Molnar1-20/+20
2025-03-19x86/cpuid: Clean up <asm/cpuid/api.h>Ingo Molnar1-14/+16
2025-03-19x86/cpuid: Clean up <asm/cpuid/types.h>Ingo Molnar1-4/+7
2025-03-19x86/cpuid: Refactor <asm/cpuid.h>Ahmed S. Darwish3-216/+238
2025-03-19x86/amd_node: Add a smn_read_register() helperMario Limonciello1-0/+11
2025-03-19x86/amd_node, platform/x86/amd/hsmp: Have HSMP use SMN through AMD_NODEYazen Ghannam2-1/+13
2025-03-19x86/cpufeatures: Warn about unmet CPU feature dependenciesSohil Mehta1-0/+1
2025-03-19x86/cpu: Add cpu_type to struct x86_cpu_idPawan Gupta1-9/+23
2025-03-19x86/cpu: Shorten CPU matching macroPawan Gupta1-84/+26
2025-03-19x86/cpu: Fix the description of X86_MATCH_VFM_STEPS()Pawan Gupta1-2/+4
2025-03-19x86/cpufeatures: Use AWK to generate {REQUIRED|DISABLED}_MASK_BIT_SET in <asm...Xin Li (Intel)1-69/+0
2025-03-19x86/cpufeatures: Remove {disabled,required}-features.hXin Li (Intel)2-272/+0
2025-03-19x86/cpufeatures: Generate the <asm/cpufeaturemasks.h> header based on build c...H. Peter Anvin (Intel)3-8/+2
2025-03-19x86/mm: Always set the ASID valid bit for the INVLPGB instructionTom Lendacky1-26/+32
2025-03-19x86/mm: Enable AMD translation cache extensionsRik van Riel1-0/+2
2025-03-19x86/mm: Enable broadcast TLB invalidation for multi-threaded processesRik van Riel1-0/+6
2025-03-19x86/mm: Add global ASID process exit helpersRik van Riel2-1/+16
2025-03-19x86/mm: Handle global ASID context switch and TLB flushRik van Riel1-0/+14
2025-03-19x86/mm: Add global ASID allocation helper functionsRik van Riel3-0/+51
2025-03-19x86/mm: Add INVLPGB support codeRik van Riel1-0/+132
2025-03-19x86/mm: Add INVLPGB feature and Kconfig entryRik van Riel3-1/+11
2025-03-19Merge tag 'v6.14-rc7' into x86/core, to pick up fixesIngo Molnar3-7/+8
2025-03-17arch, mm: streamline HIGHMEM freeingMike Rapoport (Microsoft)3-20/+0
2025-03-17Revert "x86/xen: allow nesting of same lazy mode"Ryan Roberts1-13/+2
2025-03-16mm/ioremap: pass pgprot_t to ioremap_prot() instead of unsigned longRyan Roberts1-1/+1
2025-03-16mm: support tlbbatch flush for a range of PTEsBarry Song1-2/+1
2025-03-16percpu/x86: enable strict percpu checks via named AS qualifiersUros Bizjak1-3/+12
2025-03-16percpu: use TYPEOF_UNQUAL() in *_cpu_ptr() accessorsUros Bizjak1-2/+6
2025-03-16percpu: use TYPEOF_UNQUAL() in variable declarationsUros Bizjak1-5/+5
2025-03-14KVM: x86: Introduce Intel specific quirk KVM_X86_QUIRK_IGNORE_GUEST_PATYan Zhao2-2/+5
2025-03-14KVM: x86: Allow vendor code to disable quirksPaolo Bonzini1-0/+3
2025-03-14KVM: TDX: Handle TDG.VP.VMCALL<GetTdVmCallInfo> hypercallIsaku Yamahata1-0/+1
2025-03-14KVM: TDX: Detect unexpected SEPT violations due to pending SPTEsYan Zhao1-0/+2
2025-03-14KVM: TDX: Handle EXIT_REASON_OTHER_SMIIsaku Yamahata1-0/+1
2025-03-14KVM: TDX: Wait lapic expire when timer IRQ was injectedIsaku Yamahata1-0/+5
2025-03-14KVM: TDX: Add support for find pending IRQ in a protected local APICSean Christopherson2-0/+2
2025-03-14KVM: TDX: Handle TDG.VP.VMCALL<MapGPA>Binbin Wu1-0/+1
2025-03-14KVM: TDX: Add a place holder for handler of TDX hypercalls (TDG.VP.VMCALL)Isaku Yamahata1-1/+3
2025-03-14KVM: TDX: Add a place holder to handle TDX VM exitIsaku Yamahata1-0/+1
2025-03-14KVM: x86: Add a switch_db_regs flag to handle TDX's auto-switched behaviorIsaku Yamahata1-2/+9
2025-03-14KVM: x86: Allow to update cached values in kvm_user_return_msrs w/o wrmsrChao Gao1-0/+1
2025-03-14x86/virt/tdx: Add SEAMCALL wrapper to enter/exit TDX guestKai Huang1-0/+1
2025-03-14KVM: x86: Make cpu_dirty_log_size a per-VM valueYan Zhao1-5/+7
2025-03-14KVM: TDX: Finalize VM initializationIsaku Yamahata1-0/+1
2025-03-14KVM: TDX: Add an ioctl to create initial guest memoryIsaku Yamahata1-0/+9
2025-03-14KVM: TDX: Add load_mmu_pgd method for TDXSean Christopherson1-0/+1
2025-03-14x86/virt/tdx: Add SEAMCALL wrappers for TD measurement of initial contentsIsaku Yamahata1-0/+2
2025-03-14x86/virt/tdx: Add SEAMCALL wrappers to remove a TD private pageIsaku Yamahata1-0/+2
2025-03-14x86/virt/tdx: Add SEAMCALL wrappers to manage TDX TLB trackingIsaku Yamahata1-0/+2
generated by cgit (git 2.54.0.dirty) at 2026-09-23 21:12:33 +0000