summaryrefslogtreecommitdiff
path: root/tools/testing/cxl/test/mock.h
AgeCommit message (Expand)AuthorFilesLines
2026-06-30cxl/test: Add test for module parametersDave Jiang1-0/+2
2026-04-01tools/testing/cxl: Test dax_hmem takeover of CXL regionsDan Williams1-0/+8
2025-11-17Merge branch 'for-6.19/cxl-elc-test' into cxl-for-nextDave Jiang1-0/+3
2025-11-17cxl/test: Add support for acpi extended linear cacheDave Jiang1-0/+3
2025-11-03cxl/port: Remove devm_cxl_port_enumerate_dports()Li Ming1-1/+0
2025-09-18cxl/test: Add mock version of devm_cxl_add_dport_by_dev()Dave Jiang1-0/+2
2025-09-18cxl/test: Refactor decoder setup to reduce cxl_test burdenDave Jiang1-5/+2
2024-02-16cxl/test: Add support for qos_class checkingDave Jiang1-0/+1
2023-06-25cxl/acpi: Probe RCRB later during RCH downstream port creationRobert Richter1-3/+0
2023-02-14cxl/hdm: Create emulated cxl_hdm for devices that do not have HDM decodersDave Jiang1-1/+2
2023-02-14cxl/hdm: Emulate HDM decoder from DVSEC range registersDave Jiang1-1/+2
2022-12-03cxl/acpi: Extract component registers of restricted hosts from RCRBRobert Richter1-0/+3
2022-02-08cxl/core/port: Remove @host argument for dport + decoder enumerationDan Williams1-5/+4
2022-02-08cxl/core/hdm: Add CXL standard decoder enumeration to the coreDan Williams1-0/+3
2022-02-08cxl/core: Generalize dport enumeration in the coreDan Williams1-2/+4
2021-11-15cxl/test: Mock acpi_table_parse_cedt()Dan Williams1-3/+3
2021-09-21tools/testing/cxl: Introduce a mocked-up CXL port hierarchyDan Williams1-0/+27