summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/amd/amdgpu/amdgpu_ras_eeprom.c
AgeCommit message (Expand)AuthorFilesLines
11 daystreewide: refresh kmalloc_obj() conversionsKees Cook1-1/+1
2026-07-08drm/amdgpu: retire legacy pmfw eeprom support checkCe Sun1-47/+1
2026-07-08drm/amdgpu: retire legacy pmfw eeprom interface wrapperCe Sun1-98/+0
2026-07-01drm/amdgpu: retire legacy pmfw eeprom resetCe Sun1-41/+30
2026-07-01drm/amdgpu: retire legacy pmfw eeprom initCe Sun1-39/+0
2026-07-01drm/amdgpu: retire legacy pmfw eeprom checkCe Sun1-44/+0
2026-07-01drm/amdgpu: retire legacy ras_eeprom_read_idx interfaceCe Sun1-49/+0
2026-07-01drm/amdgpu: retire legacy PMFW RAS eeprom write skipCe Sun1-42/+1
2026-07-01drm/amdgpu: retire legacy PMFW eeprom RAS bad page handlingCe Sun1-31/+2
2026-07-01drm/amdgpu: remove operations related to legacy addressCe Sun1-5/+1
2026-07-01drm/amdgpu: dump RAS EEPROM table via debugfsXiang Liu1-0/+84
2026-06-17drm/amdgpu: Disable ras_check_bad_page_status on VFsVictor Skvortsov1-1/+4
2026-06-03drm/amdgpu: validate RAS EEPROM tbl_size before record countCandice Li1-5/+21
2026-05-19drm/amdgpu: add first record offset checkGangliang Xie1-0/+8
2026-05-19drm/amd/ras: Fix SMU EEPROM record field decodingXiang Liu1-3/+5
2026-04-24drm/amdgpu: Only send RMA CPER when threshold is exceededKent Russell1-1/+1
2026-03-30drm/amdgpu: reset ras eeprom table when it is invalidGangliang Xie1-0/+8
2026-03-02drm/amdgpu: clear related counter after RAS eeprom resetTao Zhou1-0/+3
2026-02-12drm/amdgpu: return when ras table checksum is errorGangliang Xie1-1/+3
2026-02-05drm/amdgpu: Send applicable RMA CPERs at end of RAS initKent Russell1-4/+23
2026-01-27drm/amdgpu: Send RMA CPER at bad page loadingKent Russell1-0/+4
2025-11-11drm/amdgpu: optimize timeout implemention in ras_eeprom_update_record_numTao Zhou1-5/+13
2025-11-11drm/amdgpu: add RAS bad page threshold handling for PMFW manages eepromTao Zhou1-6/+30
2025-11-11drm/amdgpu: try for more times if RAS bad page number is not updatedTao Zhou1-1/+21
2025-11-11drm/amdgpu: get RAS bad page address from MCA addressTao Zhou1-2/+2
2025-11-06drm/amdgpu: skip writing eeprom when PMFW manages RAS dataTao Zhou1-1/+19
2025-11-06drm/amdgpu: add ras_eeprom_read_idx interfaceTao Zhou1-0/+51
2025-11-06drm/amdgpu: initialize max record count after table resetGangliang Xie1-0/+6
2025-11-06drm/amdgpu: add check function for pmfw eepromGangliang Xie1-0/+44
2025-11-06drm/amdgpu: add initialization function for pmfw eepromGangliang Xie1-0/+39
2025-11-06drm/amdgpu: adapt reset function for pmfw eepromGangliang Xie1-25/+36
2025-11-04drm/amdgpu: add wrapper functions for pmfw eeprom interfaceGangliang Xie1-0/+98
2025-11-04drm/amdgpu: add function to check if pmfw eeprom is supportedGangliang Xie1-2/+44
2025-11-04drm/amd/ras: Add CPER ring read for unirasXiang Liu1-1/+2
2025-10-20drm/amdgpu: Add ras module eeprom safety watermark checkYiPeng Chai1-0/+4
2025-08-29drm/amdgpu: Notify pmfw bad page threshold exceededXiang Liu1-2/+3
2025-08-06drm/amdgpu: Generate BP threshold exceed CPER once threshold exceededXiang Liu1-0/+4
2025-07-28drm/amdgpu: adjust the update of RAS bad page numberTao Zhou1-4/+2
2025-07-15drm/amdgpu: refine eeprom data checkganglxie1-0/+28
2025-06-30drm/amdgpu: Convert from DRM_* to dev_*Lijo Lazar1-34/+43
2025-06-18drm/amdgpu: refine usage of amdgpu_bad_page_thresholdganglxie1-10/+9
2025-06-18drm/amdgpu: clear pa and mca record counter when resetting eepromganglxie1-0/+2
2025-04-11drm/amdgpu: Set RAS EEPROM table version to v3 for umc v12_5Candice Li1-0/+1
2025-04-08drm/amdgpu: Reset RAS table if header is invalidLijo Lazar1-5/+7
2025-04-07drm/amdgpu: Add basic validation for RAS headerLijo Lazar1-3/+19
2025-03-19drm/amdgpu: Add EEPROM I2C address support for smu v13_0_12Candice Li1-0/+2
2025-03-18drm/amdgpu: format old RAS eeprom data into V3 versionTao Zhou1-12/+14
2025-03-13drm/amdgpu: Save PA of bad pages for old asicsganglxie1-2/+7
2025-03-07drm/amdgpu: increase RAS bad page thresholdTao Zhou1-3/+3
2025-02-25drm/amdgpu: Change page/record number calculation based on npsganglxie1-10/+7
generated by cgit (git 2.54.0.dirty) at 2026-09-15 17:07:55 +0000