summaryrefslogtreecommitdiff
path: root/arch/riscv/kernel/cpu_ops_sbi.c
AgeCommit message (Expand)AuthorFilesLines
2026-06-06riscv: cpu_ops_sbi: No need to be bothered to check ret.errorHui Wang1-8/+3
2026-06-06riscv: cpu_ops: Change return value type of cpu_is_stopped() to boolHui Wang1-4/+7
2026-01-07riscv: cpu_ops_sbi: smp_processor_id() returns int, not unsigned intBen Dooks1-1/+1
2025-06-30riscv: cpu_ops_sbi: Use static array for boot_dataVivian Wang1-3/+3
2024-05-30riscv: prevent pt_regs corruption for secondary idle threadsSergey Matyukevich1-1/+1
2024-01-04riscv: Remove unused members from struct cpu_operationsSamuel Holland1-19/+0
2022-07-19riscv: cpu_ops_sbi: Add 64bit hartid support on RV64Sunil V L1-2/+2
2022-03-31RISC-V: Declare per cpu boot data as staticAtish Patra1-1/+1
2022-03-11RISC-V: Add SBI HSM suspend related definesAnup Patel1-1/+1
2022-01-20RISC-V: Avoid using per cpu array for ordered bootingAtish Patra1-5/+19
2020-03-31RISC-V: Support cpu hotplugAtish Patra1-0/+34
2020-03-31RISC-V: Add supported for ordered booting method using HSMAtish Patra1-0/+81